Skip to main content

Research Repository

Advanced Search

Formal verification and validation of embedded systems: the UML-based MADES approach

Baresi, Luciano; Blohm, Gundula; Kolovos, Dimitrios S.; Matragkas, Nicholas; Motta, Alfredo; Paige, Richard F.; Radjenovic, Alek; Rossi, Matteo


Luciano Baresi

Gundula Blohm

Dimitrios S. Kolovos

Nicholas Matragkas

Alfredo Motta

Richard F. Paige

Alek Radjenovic

Matteo Rossi


© 2013, Springer-Verlag Berlin Heidelberg. Formal verification and validation activities from the early development phases can foster system consistency, correctness, and integrity, but they are often hard to carry out as most designers do not have the necessary background. To address this difficulty, a possible approach is to allow engineers to continue using familiar notations and tools, while verification and validation are performed on demand, automatically, and transparently. In this paper we describe how the problem of making formal verification and validation tasks more designer-friendly is tackled by the MADES approach. Our solution is based on a tool chain that is built atop mature, popular, and widespread technologies. The paper focuses on the verification and closed-loop simulation (validation) aspects of the approach and shows how it can be applied to significant embedded software systems.


Baresi, L., Blohm, G., Kolovos, D. S., Matragkas, N., Motta, A., Paige, R. F., …Rossi, M. (2015). Formal verification and validation of embedded systems: the UML-based MADES approach. Software and systems modeling, 14(1), 343-363.

Journal Article Type Article
Acceptance Date Feb 28, 2013
Online Publication Date Jun 12, 2013
Publication Date 2015-02
Deposit Date Feb 6, 2018
Journal Software and Systems Modeling
Print ISSN 1619-1366
Electronic ISSN 1619-1374
Publisher Springer Verlag
Peer Reviewed Peer Reviewed
Volume 14
Issue 1
Pages 343-363
Keywords Modelling and Simulation; Software
Public URL
Publisher URL